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The i n s t a n t  invent ion  is directed t o  a system, which examines 
t h e  amplitude of a d a t a  s i g n a l  f o r  a predetermined t i m e  i n t e r v a l  
and genera tes  output  s i g n a l s  depending on t h e  s i g n a l  amplitude 
during t h e  i n t e r v a l ,  Output c o n t r o l  s i g n a l s  may then .be  used to 
c o n t r o l  a preprocessing u n i t  so t h a t  t h e  incoming s i g n a l  may be 
proper ly  u t i l i z e d .  
The system shown i n  FIG. 1, and t h e  g raph ica l  d i s p l a y  of t h e  
r e l a t i o n s h i p  of t h e  var ious  vo l t ages  of the system of F I G ,  1 being 
shown i n  F I G ,  2, comprises a p a i r  of channels. The inpu t  s i g n a l  
i s  f e d  t o  a Schmitt t r i g g e r  c i r c u i t  14 of the f irst  channel and a 
second Scbmitt tr igger c i r c u i t  16 of t h e  second channel, Each of 
t h e  Schmitt trigger c i r c u i t s  produces an output  s i g n a l  when t h e  
threshold  value of t h e  Schmitt t r i g g e r  i s  exceeded, The output  of 
t he  Schmitt trigger 14 i s  coupled t o  one t e r m i n a l  of an AND g a t e  24, 
clock pulse  source 26 being coupled t o  t h e  second inpu t  t e r m i n a l  
of the  AND gate 24, 
coupled t o  an  inpu t  te rmina l  of a .counting c i r c u i t  28. When the  
th re sho ld  l e v e l  of t h e  S c h m i t t  t r i g g e r  is  exceeded, clock pulses  
are allowed t o  pass  through the AND g a t e  24 t o  t h e  counting c i r c u i t  
where they  are counted, and when t h e  number of pulses  exceed a 
predetermined amount during a given time i n t e r v a l ,  t h e  output  of 
t h e  count ing c i r c u i t  changes output  states. The output?of t h e  
counting c i r c u i t  28 i s  connected t o  a f l i p - f l o p  c i r c u i t  34. When 
t h e  counting c i r c u i t  changes states,  t h e  f l i p - f l o p  w i l l  also change 
states causing an output  s i g n a l  t o  be generated a t  t h e  t e r m i n a l  3 6 .  
A reset c i r c u i t  formed of a l o  ical  NOT c i r c u i t  38 and a second 
clock pulse  souxxe 32 connecte 1 t o  t h e  inpu t  te rmina ls  of a second 
AND gate 42 whose output  i s  connected t o  t h e  f l i p - f l o p ,  causes t h e  
f l i p - f l o p  t o  change output  states when t h e  counting c i r c u i t  does 
no t  change states during an e n t i r e  i n t e r v a l  i f  during the previous 
i n t e r v a l  t h e  th re sho ld  s i g n a l  had been exceeded f o r  t h e  predetermined 
amount of i n t e r v a l  of t i m e .  The second channel ope ra t e s  i n  a 
s i m i l a r  manner t o  t h e  f i rs t  channel,  b u t  provides an output  s i g n a l  
when a threshold  value is not  exceeded during a predetermined 
amount of i n t e r v a l  of t i m e ,  An i n h i b i t  connection prevents  both 
channels f r o m  producing an output  s i g n a l  a t  t h e  same t i m e .  
The output  te rmina l  of .the AND gate 24  i s  
The novel ty  of t h e  invent ion  appears  t o  be i n  providing output  
c o n t r o l  s i g n a l s ,  which vary wi th  t h e  amplitude of an inpu t  s i g n a l  
f o r  a predetermined amount of an i n t e r v a l  of t i m e  so t h a t  a 
preprocessing u n i t  may be u t i l i z e d  with greater e f f i c i e n c y .  
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source of clock pulses is fed into a second terminal of 
the AND gate. When the Schmitt trigger produces an 
output signal, that is, when the voltage level of the input 
signal exceeds the threshold level of the Schmitt trigger, 
to pass through the AND 
gate and are counted on a counter connected to the out- 
put terminal of the AND gate. When a predetermined 
number of clock pulses are counted on the counter, the 
counter produces an output pulse. The output pulse of 
10 the counter is fed to a flip-flop circuit causing the flip-flop 
to change output states. A second source of clock pulses 
is also fed to the counter so that at the end of a predeter- 
A system for monitoring signal amplitude and indicat- mined interVal, the counter may be reset. Further, the 
ing the proportionate time the signal is within discrete second source of clock pulses is fed to one input terminal 
amplitude ranges. A first signal channel utilizes a Schmitt l5 of a second AND gate. The output of the counter is also 
trigger with a preselected threshold level and a clock pulse connected to a logical NOT circuit SO that if the counter 
source which are coupled through an AND gate to a has CaUSed the fiip-flop to change states during a previous 
counter. whenever the signal exceeds the threshold, clock time interval and if the predetermined number of pulses 
pulses are counted. Whenever the signal exceeds the are not counted during the last time interval, the logical 
threshold for a predetermined count within each interval 2o NOT Circuit which is connected to a second input termi- 
of a series of intervals as defined by the pulse intervals nal of the second AND gate, causes the flip-flop circuit 
of a second clock pulse source, the counter drives a flip- to be reset* 
flop to provide an indicating output signal state. The The advantage of this invention, both as to its con- 
counter is reset at the end of each interval with each 25 struction and mode of operation, will be readily appre- 
pulse from the second clock. A reset circuit which includes ciated as the Same become better understood by refer- 
a logical NOT circuit returns the flip-flop to its first state ence to the following detailed description when considered 
at each pulse Of the second clock if an insufficient count in connection with the accompanying drawings wherein: 
has accumulated on the counter during the interval and FIG. 1 is a block diagram of the novel signal monitor 
only if during the interval the signal threshold had not 3o system in accordance with this invention, and 
been exceeded for the predetermined count. A second FIG. 2(u-h) are graphical displays showing the rela- 
channel with an inhibit connection to the first channel tionship of the Various voltages in the system of FIG. 1. 
provides an indicating output signal state when a different Referring now to the drawings, there is shown in FIG. 
threshold value is not exceeded by the input signal for a 1 a Preferred wdmdiment of the signal monitor system 
predetermined percentage of time. wherein an input signal of varying amplitude, which is 35 to be monitored, is applied to an input terminal 12. The 
input signal is coupled from the input terminal 12 to a 
The invention described herein may be manufactured first Schmitt trigger circuit 14 of a first channel and a 
and used by or for the Government of the United States w a n d  Schmitt trigger Circuit 16 of a second channel. The 
of America for governmental purposes without the pay- 4o Schmitt trigger Circuit 14 contains a pair of output term& 
ment of any royalties thereon or therefor. nak 18, 22. When the input signal is greater than the 
This invention relates in general to signal monitor sys- threshold value of the Schmitt trigger circuit, an output 
tems and, more particularly, to a system for examining signal appears at terminal 18. Conversely, when the thresh- 
the amplitude of a data signal periOaically and producing old value is not exceeded7 an output signal appears at 
an output signal indicative thereof. terminal 22. The output terminal 18 is coupled to a first input termi- 
known, it is necessary to examine the signal so that the nal Of a first AND gate 24 and a first clock pulse source 
circuit, which will process such a signal, is able to utilize 26 is coupled to the second input terminal of the first 
the signal with maximum efficiency. For example, in te- AND gate 24. The output terminal of the first AND 
lemetry systems the amplitude of a data signal may be 50 gate is coupled to the input terminal of a first counting 
much lower or higher than expected, causing frequency de- circuit Z8. A second Clock Pulse source 32 is coupled to 
viations of a subcarrier Oscillator which are lower than full the first Counting circuit 28 and is used to reset the count- 
scale or saturated, respectively. The output of the &- ing Circuit at regular intervals. The output terminal of the 
carrier oscillator may then result in an output signal hav- counting circuit 28 is COIU'Ected to the input terminal of 
ing low signal-to-noise ratios, adjacent channel interfer- 55 a first flip-flop circuit 34, the output terminal 36 of the 
ence, and loss of information. Thus, preprocessing tech- first flip-flop 34 being One of the output terminals of the 
niques must be employed to make optimum use of the signa1 monitor system. 
available information. The output terminal of the first counting cirmit 28 is 
In order to overcome the attendant disadvantages of Cmmcted to the input terminal of a first logical NOT 
prior art preprocessing systems, the signal monitor sys- 60 circuit 38. The output terminal of the first logical NOT 
tem of the present invention examines the amplitude of Circuit 38 is connected to the first input terminal of a set- 
a data signal for a predetermined time intervaI. Output Ond AND gate 42, the second input terminal of the AND 
control signals are generated that depend on the signal gate 42 having the second clock pulse source 32 connected 
amplitude. These output control signals are then used thereto- Further, the OutWt terminal of the AND gate 42 
to control a preprocessing unit such as a subcarrier OS- 65 is connected to the first flip-flop 34. 
cillator so that the incoming signal may be properly The circuitry associated with the first channel is similar 
utilized. to that associated with the second channel. The &&tt 
More particularly, the system comprises a plurali@ of trigger circuit 16 of the =COnd channel comprises a pair of 
channels, each channel comprising a Schrnitt trigger cir- output terminals 52,54, the terminal 52 producing an out- 
cuit having a distinct voltage level at which an output 70 put signal when the threshold level of the Schmitt trigger 
signal is produced. The output terminal of the Schrnitt circuit 16 is exceeded and an output signal is present at 
trigger is fed into one terminal of a first AND gate. A the output terminal 54 when the threshold level of the 
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trigger circuit is not exceeded. A third AND gate 56 has 
a first input terminal connected to the first clock pulse 
source 26 and a second input terminal connected to the 
output terminal 54 of the Schmitt trigger circuit 16. 
The output terminal of the AND gate 56 is connected to 
the input terminal of a second counting circuit 58. The 
second clock pulse source 32 is also connected to the count- 
ing circuit 58. The output terminal of the counting cif 
cuit 58 is connected to the input terminal of a second flip- 
flop circuit 62 and the input terminal of a second logical 
NOT circuit 64. The output terminal of the logical NOT 
circuit 64 is connected to the first input terminal of a 
fourth AND gate 66 and the second clock pulse source 32 
is connected to a second input terminal of the AND gate 
66. The output terminal of the AND gate 66 is connected 
to the flip-flop circuit 62. Output signals are derived from 
the flip-flop circuit 62 at its output terminal 68. Further, 
the output terminal 36 of the first flip-flop 34 is connected 
to the flip-flop 62 so as to inhibit the second flip-flop 62 
from producing an output signal at terminal 68 when an 
output signal is present at the terminal 36. 
With the foregoing in mind, operation of the signal 
monitor system of FIG. 1, and with reference to the 
curves of FIGS. 2(a-h), is as follows: 
With an input signal as depicted in FIG. 2(a)  applied to 
the input terminal 12, and assuming that the first Schmitt 
trigger circuit 14 has a threshold level of 5 volts, when the 
input signal exceeds 5 volts an output pulse is produced at 
time tl at the output terminal 18 as depicted in FIG. 2(b )  
and applied to the first input terminal of the first AND 
gate 24. Simultaneously, pulses from the first clock pulse 
source, as depicted in FIG. 2(c) ,  are continuously applied 
to the second input terminal of the AND gate 24. During 
the interval that a signal is present at both input termi- 
nals of the AND gate 24, the pulses from the clock pulse 
source 26 pass through the AND gate 24 and are applied 
to the input of the counting circuit 28, as depicted in FIG. 
2(d) .  The count of counting circuit 28, which is shown in 
FIG. 2 ( e ) ,  linearly increases as the pulses are applied to 
the input of the counting ciruuit 28. The voltage shown in 
FIG. 2 ( e )  is an internal voltage of the counter and rep- 
resents the integrated count. The counting circuit or coun- 
ter 28 is preferably a conventional type with an integrator 
and an output circuit which changes its output state when 
the integrated voltage reaches a specified value correspond- 
ing to the predetermined count. 
At time t2, when the input signal to terminal 12 drops 
below 5 volts, pulses from the clock source are no longer 
passed by the AND gate to the counting circuit 28. At 
time t3, when the input pulse once again reaches a kvel 
of 5 volts, pulses from the clock source once again pass 
through the AND gate to the counting circuit. At time t4, 
the clock pulses counted on the counting circuit 28 reach 
a sufficient level to cause the output of the counting cir- 
cuit to change output states, as shown in FIG. 2 ( f )  which 
3,456,201 
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produces an output pulse causing the counting circuit 28 
to be reset and the output of the counting circuit reverts 
to its original output state. During the next interval, that 
is, from time te through time r7, the input signal at ter- 
minal 12 does not exceed the threshold level of 5 volts 
for a sufficient time and is, t fore, insufficient to cause 
the counting circuit 28 to change its output state. There- 
fore, at time t7 when the next pulse from the clock pulse 
source 32 is applied to the AND gate 42, with the output 
of the counter at its original state, the output of the sec- 
ond AND gate 42 is activated producing an output signal 
which causes the flip-flop 34 to revert to its original state. 
The second channel, comprising the Schmitt trigger cir- 
cuit 16 and its associated circuitry, operates in a similar 
15 manner as the first channel, However, two differences are 
provided in the second channel so that the function of the 
output states at terminals 36 and 68 may be combined to 
provide useful information. First, the Schmitt triggeT cir- 
cuit 16 is set at a different discrete level than the Schmitt 
20 trigger circuit 14, such as 2.5 volts. Second, the output 
terminal 54, which is connected to an input terminal of the 
third AND gate 56, has an output signal present when the 
input signal at terminal 12 is below 2 5  volts. The terminal 
52, which has an output signal present when the input 
25 signal at terminal 12 is above 2.5 volts, is not utilized in 
the embodiment as disclosed. Thus, with an input signal 
below 2.5 volts present for a predetermined interval at 
terminal 12, an output pulse will be produced at output 
terminal 68 of the second channel. 
As an illustration, the channel containing the Schmitt 
trigger circuit 14 is operated so that an output signal is 
present at terminal 36 for an input signal exceeding 5 volts 
for at least 10 percent of the intevval examined, that is, the 
interval between clock pulses from the second clock pulse 
35 source 32. The channel containing Schmitt trigger circuit 
16 is operated so that an output signal is present at ter- 
minal 68 when the input signal at terminal 12 is less than 
2.5 volts for 90 percent of the time for the same time 
4o interval. As can be readily seen, it is possible for certain 
input waveforms that both conditions may be satisfied 
and that the output of both channels would produce an 
output signal at terminal 36 and terminal 68 simultane- 
ously. This condition is an ambiguous indication, and the 
output of one of the channels must be used to keep the 
45 other one from producing an output signal. By connecting 
the output of flip-flop circuit 34 to the flip-flop circuit 62, 
this inhibit connecfion prevents an output signal from 
being present at terminal 68 when an output signal is 
present at terminal 36. 
Cansidering the Schmitt trigger circuit 14 set at a level 
of 5 volts and the Schmitt trigger circuit set at a level of 
2.5 volts input, the output signals present at terminals 36 
and 68 could, when used in combination with the chart 
below, be utilized to determine the approximate value of 
3o 
6o 
55 the input signal at the terminal 12. 
represents the output signal from the counter output cir- 
cuit. The change in output states of the counting circuit Mode periodoftime Termmal Terminal 
is applied to the flip-flop 34, causing the flip-flop to change 
conductive states and produce an Output 
36, as shown in FIG. 2(g ) .  At time t5, when the input sig- 
circuit ceases to count. Howevw, since the predetermined 
level of counts to change the output signal of the counting 
circuit has already been reached by the counting circuit 65 
during the interval, the output of the counting circuit does Use of the table above with the output signals at ter- 
not change state. minals 36 and 68 and standard circuitry can be used to 
The AND gate 42 produces an output signal, which change the gain of a controlled device as a function of 
causes the flip-flop 34 to be reset each time both an output the input amplitude. 
signal from the second source of clock pulses (as shown 70 While the two channels of the signal monitor system 
in FIG. 2 ( h ) )  is applied to the second input terminal of have been described, it would be obvious to one skilled in 
the AND gate 42 and simultaneously the output signal at the art that a plurality of channels could be utilized to 
the counting circuit 28 is in its state where insufficient determine various discrete levels of the input signal. 
counts have been counted thereon to have changed its It should be further understood that the foregoing dis- 
state. Thus, at time f6, the second clock pulse source 32 75 closure relates only to preferred embodiments of the in- 
Input at terminal 12 for minimum OutpG Output 
36 68 
at terminal 60 I _ _ _ _ _ _ _ _ _  Less than 2.6 volts at least 90% of Low _ _ _ _ _ _ _  High. 
the time. 
the time an6 less than 5.0 volts at 
least % of the time. 
III. - - - - - - Gmter than 5.9 volts at k t  10% of High-- - - - - Low. 
the time. 
nal Once reaches a level below 5 volts, the counting E------- Greater than 2.6 Volts at hast 10% LOW----.-. LOW. 
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ventiqn, and that it is intended to cover all changes and 
ations of the examples of the invention herein 
for the purpose of the disclawre which do not 
constitute departures from the spirit and scope of the 
invention. 
claimed and desired to be secured by Letters 
1: ‘A signal monitor system for producing output sig- 
nals dependent upon the amplitude of an input electrical 
of a series of oontinuous intervals of 
a threshold signal means having a first output state 
when said input signal exceeds a predetermined 
threshold level and a second output state when said 
input signal does not exceed said threshold level; 
a first clock pulse source; 
an AND gate having a first input terminal, a second 
input terminal, and an output terminal; 
means for applying said threshold signal means output 
and said first clock pulses to said AND gate input 
terminal and second input terminal, respectively; 
a counting circuit having an input terminal coupled to 
said AND gate output terminal, an output terminal, 
and a reset terminal, said counting circuit having a 
first output signal when said input signal exceeds said 
threshold level for a predetermined amount of said 
interval of time and having a second output signal 
when said input signal does not exceed said threshold 
level for said predetermined amount of said interval 
of time although it may exceed said threshold level 
for less than said predetermined amount of said in- 
terval of time; and 
means comprising a second clock pulse source coupled 
to said counting circuit reset terminaI for resetting 
said counting circuit at the end of said interval of 
time to produce said second output signal. 
2. A signal monitor system for producing output sig- 
nals dependent upon the amplitude of an input electrical 
signal during an interval of time comprising: 
a first threshold signal means having a first output state 
when said input signal exceeds a first threshold level 
and a second output state when said input signal 
does not exceed said first threshold level; 
a first clock pulse source; 
a first AND gate having a first input terminal, a second 
input terminal, and an output terminal; 
means for applying said first threshold signal means 
output and said first clock pulse source to said first 
AND gate first input terminal and second input ter- 
minal, respectively; 
a first counting circuit having an input terminal coupled 
to said first AND gate output terminal, an output 
terminal, and a reset terminal, .said first counting 
circuit having a first output signal when said input 
signal exceeds said first threshold level for a first 
predetermined amount of said interval of time and 
having a second output signal when said input signal 
does not exceed said first threshold level for said first 
predetermined amount of said interval of time; 
means for resetting said first counting circuit at the end 
of said interval of time to said second output signal 
comprising a second clock pulse source coupled to 
said counting circuit reset terminal; 
6 
a first system output signal resetting means having an 
input means and an output means for producing said 
first system output signal second output state when 
said first counting circuit produces said second out- 
put signal during the entire interval of time, and 
wherein said first system output signal resetting means 
comprises: 
a first logical NOT circuit having an input terminal and 
an output terminal; 
a second AND gate having a first input terminal, a 
second input terminal, and an output terminal; 
means coupling said output terminal of said first count- 
ing circuit to said input terminal of said first NOT 
circuit and means coupling said output terminal of 
said first NOT circuit to said first input terminal of 
said second AND gate circuit; 
means coupling said second clock pulse source to said 
second input terminal of said second AND gate; and 
means coupling said output terminal of said second 
AND gate to said reset terminal of said flip-flop cir- 
cuit means. 
3. A signal monitor system in accordance with claim 2 
15 
20 
and further comurisinn: 
25 
30 
35 
40 
45 
50 
55 
60 
flipflop circuit means for producing a first system out- 
put signal having an input terminal and an output ter- 
minal and a reset terminal, said first counting cir- 65 
cuit output terminal being coupled to said input ter- 
minal of said last mentioned means, said first system 
output signal having a first output state and a second 
output state, said first output state being produced 
when said system input signal exceeds said first 70 
threshold level for said first predetermined amount 
of said interval of time, and said second output state 
being produced when said system input signal does 
not exceed said first threshold level for said first 
predetermined amount of said interval of time; 76 
a second thresholdsignal means having a first output 
state when input signal exceeds a second threshold 
level and a second output state when said input signal 
does not exceed said threshold level; 
a third AND gate having a first input terminal, a sec- 
ond input terminal, and an output terminal; 
means for applying said second threshold signal means 
output and said first clock pulse source to said Wid 
AND gate first input terminal and second input ter- 
minal, respectively; 
a second counting circuit having an input terminal, an 
output terminal and a reset terminal, means coupling 
said third AND gate output terminal to said second 
counting circuit input terminal, said second counting 
circuit having a first output signal when said input 
signal exeeds said second threshold level for a second 
predetermined amount of said interval of time and 
having a second output signal when said input signal 
does not exceed said second threshold level for said 
second predetermined amount of said interval of 
time; 
means coupling said second clock pulse source to said 
second counting circuit reset terminal; 
means for producing a second system output signal hav- 
ing an input terminal, an output terminal, and a 
reset terminal, said second counting output terminal 
being coupled to said input terminal of said last 
mentioned means, said second system output signal 
having a first output state and a second output state, 
said first output state being produced when said sys- 
tem input signal exceeds said second threshold level 
for said second predetermined amount of said inter- 
val of time and said second output state being pro- 
duced when said system input signal does not exceed 
said second threshold level for said second prede- 
termined amount of said interval of time; 
a second system output signal resetting means having 
an input means and an output means for producing 
said second system output signal first output state 
when said second counting circuit output signal pro- 
duces said first output signal during the entire interval 
of time, said second clock pulse source and said 
second counting circuit output terminal being coupled 
to said input means, and said output means being 
coupled to said second system output signal produc- 
ing means reset terminal; and 
inhibit means coupling said first system output signal 
producing means output terminal to said second sys- 
tem output signal producing means for preventing 
said second system output signal producing means 
from producing said second system output signal 
second output state when said first output state is 
3,456,201 
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produced by said first system output signal produc- 
ing means. 
4. A system for monito&g the amplitude of an input 
signal and producing output'. sjgnals indicating the pro- 
portionate time the input signal is within discrete ampli- s 
tude ranges during each of a series of continuous time 
intervals, said system comprising: 
a threshold signal means having a first output state 
when said input signal exceeds a specified threshold 
voltage level, and a second output state wben said 1Q 
input signal does not exceed said threshold level; 
a first clock pulse source; 
a pulse counting cirouit means having an input ter- 
minal, an output terminal, and a reset terminal; 
means operatively associated with said threshold signal $5 
means and said first clock pulse source for applying 
said clock pulses to said pulse counting circuit means 
input terminal to be coiunted thereby whenever the 
input signal exceeds said specified threshold level, 
said pulse counting circuit means producing a first 20 
output state whenever the count of pulses by the 
counting cirouit means during each of said time inter- 
vals exceeds a predetermined amount and producing 
a second output state whenever the oount by the 
counting circuit means during each of said time inter- 25 
vals is less than said predetermined amount although 
said input signal may exceed said threshold level for 
less than said predetermined count during a specific 
time interval; 
reset means for resetting said counting circuit means 30 
at the end of each said specific time interval, said 
.reset means comprising a second clock pulse source 
coupled to said counting circuit reset terminal where- 
by the pulses from said second clock pulse source 
are applied to said counting circuit reset terminal 35 
and the time intervals between said second clock 
pulses define said series of continuous time intervals; 
flip-flop circuit means coupled to the output terminal of 
said pulse counting circuit means and operatively 
associated with said pulse counting circuit means for 40 
praducing a system output signal, said system output 
signal having a first output state and a second output 
state, said first output state being produced whenever 
said input signal exceeds said specified threshold level 
€or said predetermined count within each specific 
time interval of said series of continuous time inter- 
vals, and said second output state being produced 
when said counting circuit means produces its second 
a second threshold signal means having a @st 'output 
state when said input signal exceeds a sec 
old voltage level and a second output 
said input signal does not exceed said sec 
old level; 
means operatively associated with 
old signal means and said first 
for applying the pulses from sa 
input signal does not exceed said second threshold 
level, said second pulse counting circuit means pro- 
ducing a first output state during e 
intervals whenever said input sign 
second threshold level for a second predetermined 
count by said second counting circuit means and 
producing a second output state during each of said 
time intervals when said input signal does not exceed 
said second threshold level for said secoqd prede- 
termined count by said second counting circuit means; 
second flip-flop circuit means coupled to the output ter- 
minal of said second pulse counting circuit means 
and operatively associated with said second pulse 
counting circuit means for producing a second sys- 
tem output signal, said second system output signal 
having a first output state whenever the input signal 
exceeds said second thxeshoId level for said prede- 
termined count within each specified time interval, 
and said second system output signal having a second 
output state when the input signal does not exceed 
said second threshold level for said predetermined 
count within each specific time interval; and 
means for applying said second clock pulses to the 
reset terminal of said second pulse counting circuit 
means whereby said second pulse counting circuit 
means is reset at the end of each said specific time 
interval. 
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